[llvm] [RISCV] Support llvm.masked.expandload intrinsic (PR #101954)
Craig Topper via llvm-commits
llvm-commits at lists.llvm.org
Tue Aug 6 00:28:56 PDT 2024
================
@@ -10760,16 +10762,38 @@ SDValue RISCVTargetLowering::lowerMaskedLoad(SDValue Op,
if (!VL)
VL = getDefaultVLOps(VT, ContainerVT, DL, DAG, Subtarget).second;
- unsigned IntID =
- IsUnmasked ? Intrinsic::riscv_vle : Intrinsic::riscv_vle_mask;
+ SDValue Index;
+ if (!IsUnmasked && IsExpandingLoad) {
+ MVT IndexVT = ContainerVT;
+ if (ContainerVT.isFloatingPoint())
+ IndexVT = IndexVT.changeVectorElementTypeToInteger();
+
+ if (Subtarget.isRV32() && IndexVT.getVectorElementType().bitsGT(XLenVT))
+ IndexVT = IndexVT.changeVectorElementType(XLenVT);
----------------
topperc wrote:
> I tried to split it to small ones but failed.
What failed?
https://github.com/llvm/llvm-project/pull/101954
More information about the llvm-commits
mailing list