[llvm] [AArch64] Add @llvm.experimental.vector.match (PR #101974)
via llvm-commits
llvm-commits at lists.llvm.org
Mon Aug 5 06:24:54 PDT 2024
github-actions[bot] wrote:
<!--LLVM CODE FORMAT COMMENT: {clang-format}-->
:warning: C/C++ code formatter, clang-format found issues in your code. :warning:
<details>
<summary>
You can test this locally with the following command:
</summary>
``````````bash
git-clang-format --diff fe855666ee27ad95e4a23fe80d735d0484a4ed13 ba6e9b594549ce7972f63af1ba8d8b434641cdf3 --extensions cpp,h -- llvm/include/llvm/Analysis/TargetTransformInfo.h llvm/include/llvm/Analysis/TargetTransformInfoImpl.h llvm/lib/Analysis/TargetTransformInfo.cpp llvm/lib/CodeGen/SelectionDAG/SelectionDAGBuilder.cpp llvm/lib/Target/AArch64/AArch64ISelLowering.cpp llvm/lib/Target/AArch64/AArch64TargetTransformInfo.cpp llvm/lib/Target/AArch64/AArch64TargetTransformInfo.h
``````````
</details>
<details>
<summary>
View the diff from clang-format here.
</summary>
``````````diff
diff --git a/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp b/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp
index 050807142f..c7e1015a71 100644
--- a/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp
+++ b/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp
@@ -6122,7 +6122,7 @@ SDValue AArch64TargetLowering::LowerINTRINSIC_WO_CHAIN(SDValue Op,
assert(Op1.getValueType() == Op2.getValueType() && "Type mismatch.");
assert(Op1.getValueSizeInBits().getKnownMinValue() == 128 &&
"Custom lower only works on 128-bit segments.");
- assert((Op1.getValueType().getVectorElementType() == MVT::i8 ||
+ assert((Op1.getValueType().getVectorElementType() == MVT::i8 ||
Op1.getValueType().getVectorElementType() == MVT::i16) &&
"Custom lower only supports 8-bit or 16-bit characters.");
assert(SegmentSize == MinNumElts && "Custom lower needs segment size to "
diff --git a/llvm/lib/Target/AArch64/AArch64TargetTransformInfo.cpp b/llvm/lib/Target/AArch64/AArch64TargetTransformInfo.cpp
index 806dc856c5..949470678e 100644
--- a/llvm/lib/Target/AArch64/AArch64TargetTransformInfo.cpp
+++ b/llvm/lib/Target/AArch64/AArch64TargetTransformInfo.cpp
@@ -3841,7 +3841,7 @@ bool AArch64TTIImpl::hasVectorMatch(VectorType *VT, unsigned SegSize) const {
if (ST->hasSVE2() && ST->isSVEAvailable() &&
VT->getPrimitiveSizeInBits().getKnownMinValue() == 128 &&
VT->getElementCount().getKnownMinValue() == SegSize &&
- (VT->getElementCount().getKnownMinValue() == 8 ||
+ (VT->getElementCount().getKnownMinValue() == 8 ||
VT->getElementCount().getKnownMinValue() == 16))
return true;
return false;
``````````
</details>
https://github.com/llvm/llvm-project/pull/101974
More information about the llvm-commits
mailing list