[llvm] [AMDGPU][NFCI] Declare offset0/1 operands to be i32. (PR #100560)

Ivan Kosarev via llvm-commits llvm-commits at lists.llvm.org
Thu Jul 25 06:02:07 PDT 2024

Previous message: [llvm] [AMDGPU][NFCI] Declare offset0/1 operands to be i64. (PR #100560)
Next message: [llvm] [LoopVectorize] Add support for vectorisation of more early exit loops (PR #88385)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

https://github.com/kosarev edited https://github.com/llvm/llvm-project/pull/100560

Previous message: [llvm] [AMDGPU][NFCI] Declare offset0/1 operands to be i64. (PR #100560)
Next message: [llvm] [LoopVectorize] Add support for vectorisation of more early exit loops (PR #88385)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list