[clang] [llvm] [RISCV][VLS] Support RISCV VLS calling convention (PR #100346)
Brandon Wu via llvm-commits
llvm-commits at lists.llvm.org
Thu Jul 25 02:23:48 PDT 2024
================
@@ -608,6 +608,9 @@ class CGFunctionInfo final
/// Log 2 of the maximum vector width.
unsigned MaxVectorWidth : 4;
+ /// Log2 of ABI_VLEN used in RISCV VLS calling convention.
+ unsigned Log2RISCVABIVLen : 4;
----------------
4vtomat wrote:
Yes, we need 5 bits, thanks for finding out that!
https://github.com/llvm/llvm-project/pull/100346
More information about the llvm-commits
mailing list