[llvm] [RISCV] vsetvl pseudo may cross inline asm without sideeffect (PR #97794)

Piyou Chen via llvm-commits llvm-commits at lists.llvm.org
Tue Jul 23 06:47:20 PDT 2024

Previous message: [llvm] [AArch64] Lower scalable i1 vector add reduction to cntp (PR #100118)
Next message: [llvm] [RISCV] vsetvl pseudo may cross inline asm without sideeffect (PR #97794)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

https://github.com/BeMg closed https://github.com/llvm/llvm-project/pull/97794

Previous message: [llvm] [AArch64] Lower scalable i1 vector add reduction to cntp (PR #100118)
Next message: [llvm] [RISCV] vsetvl pseudo may cross inline asm without sideeffect (PR #97794)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list