[llvm] eeb7feb - [AMDGPU] Define constrained multi-dword scalar load instructions. (#96161)
via llvm-commits
llvm-commits at lists.llvm.org
Tue Jul 23 01:06:26 PDT 2024
Author: Christudasan Devadasan
Date: 2024-07-23T13:36:22+05:30
New Revision: eeb7feb5e6f75934dad36b0fb7d861d0de0775d3
URL: https://github.com/llvm/llvm-project/commit/eeb7feb5e6f75934dad36b0fb7d861d0de0775d3
DIFF: https://github.com/llvm/llvm-project/commit/eeb7feb5e6f75934dad36b0fb7d861d0de0775d3.diff
LOG: [AMDGPU] Define constrained multi-dword scalar load instructions. (#96161)
Added:
Modified:
llvm/lib/Target/AMDGPU/SMInstructions.td
Removed:
################################################################################
diff --git a/llvm/lib/Target/AMDGPU/SMInstructions.td b/llvm/lib/Target/AMDGPU/SMInstructions.td
index df1722b1f7fb4..de8f0f9cd62c3 100644
--- a/llvm/lib/Target/AMDGPU/SMInstructions.td
+++ b/llvm/lib/Target/AMDGPU/SMInstructions.td
@@ -161,12 +161,25 @@ class SM_Discard_Pseudo <string opName, OffsetMode offsets>
let has_soffset = offsets.HasSOffset;
}
+multiclass SM_Load_Pseudos<string op, RegisterClass baseClass,
+ RegisterClass dstClass, OffsetMode offsets> {
+ defvar opName = !tolower(op);
+ def "" : SM_Load_Pseudo <opName, baseClass, dstClass, offsets>;
+
+ // The constrained multi-dword load equivalents with early clobber flag at
+ // the dst operands. They are needed only for codegen and there is no need
+ // for their real opcodes.
+ if !gt(dstClass.RegTypes[0].Size, 32) then
+ let Constraints = "@earlyclobber $sdst",
+ PseudoInstr = op # offsets.Variant in
+ def "" # _ec : SM_Load_Pseudo <opName, baseClass, dstClass, offsets>;
+}
+
multiclass SM_Pseudo_Loads<RegisterClass baseClass,
RegisterClass dstClass> {
- defvar opName = !tolower(NAME);
- def _IMM : SM_Load_Pseudo <opName, baseClass, dstClass, IMM_Offset>;
- def _SGPR : SM_Load_Pseudo <opName, baseClass, dstClass, SGPR_Offset>;
- def _SGPR_IMM : SM_Load_Pseudo <opName, baseClass, dstClass, SGPR_IMM_Offset>;
+ defm _IMM : SM_Load_Pseudos <NAME, baseClass, dstClass, IMM_Offset>;
+ defm _SGPR : SM_Load_Pseudos <NAME, baseClass, dstClass, SGPR_Offset>;
+ defm _SGPR_IMM : SM_Load_Pseudos <NAME, baseClass, dstClass, SGPR_IMM_Offset>;
}
multiclass SM_Pseudo_Stores<RegisterClass baseClass,
More information about the llvm-commits
mailing list