[llvm] [AArch64][SVE] Improve code quality of vector unsigned/signed add reductions. (PR #97339)

Dinar Temirbulatov via llvm-commits llvm-commits at lists.llvm.org
Fri Jul 19 02:19:04 PDT 2024

Previous message: [llvm] [AArch64][SVE] Improve code quality of vector unsigned/signed add reductions. (PR #97339)
Next message: [llvm] [AArch64][SVE] Improve code quality of vector unsigned/signed add reductions. (PR #97339)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

https://github.com/dtemirbulatov closed https://github.com/llvm/llvm-project/pull/97339

Previous message: [llvm] [AArch64][SVE] Improve code quality of vector unsigned/signed add reductions. (PR #97339)
Next message: [llvm] [AArch64][SVE] Improve code quality of vector unsigned/signed add reductions. (PR #97339)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list