[llvm] [DXIL] Add constraint specification and backend implementation of DXIL Ops (PR #97593)

S. Bharadwaj Yadavalli via llvm-commits llvm-commits at lists.llvm.org
Tue Jul 16 08:58:29 PDT 2024

Previous message: [llvm] [DXIL] Add constraint specification and backend implementation of DXIL Ops (PR #97593)
Next message: [llvm] [RegisterCoalescer] Fix SUBREG_TO_REG handling in the RegisterCoalescer. (PR #96839)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

bharadwajy wrote:

> We should get the spec updated to match the design being implemented here.

Spec updated - PR #99055.

https://github.com/llvm/llvm-project/pull/97593

Previous message: [llvm] [DXIL] Add constraint specification and backend implementation of DXIL Ops (PR #97593)
Next message: [llvm] [RegisterCoalescer] Fix SUBREG_TO_REG handling in the RegisterCoalescer. (PR #96839)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list