[llvm] 884a07f - [RISCV][doc] Document profiles in RISCVUsage (#98326)
via llvm-commits
llvm-commits at lists.llvm.org
Wed Jul 10 07:43:21 PDT 2024
Author: Alex Bradbury
Date: 2024-07-10T15:43:18+01:00
New Revision: 884a07fee0ba36649561003e36d197323380f3d2
URL: https://github.com/llvm/llvm-project/commit/884a07fee0ba36649561003e36d197323380f3d2
DIFF: https://github.com/llvm/llvm-project/commit/884a07fee0ba36649561003e36d197323380f3d2.diff
LOG: [RISCV][doc] Document profiles in RISCVUsage (#98326)
Just like we do for extensions, list those which are supported and those
that can be enabled with additional flags.
Added:
Modified:
llvm/docs/RISCVUsage.rst
Removed:
################################################################################
diff --git a/llvm/docs/RISCVUsage.rst b/llvm/docs/RISCVUsage.rst
index 41b22020670d8..ebe0d52b2b84d 100644
--- a/llvm/docs/RISCVUsage.rst
+++ b/llvm/docs/RISCVUsage.rst
@@ -70,6 +70,33 @@ To specify the target triple:
To select an E variant ISA (e.g. RV32E instead of RV32I), use the base
architecture string (e.g. ``riscv32``) with the extension ``e``.
+Profiles
+========
+
+Supported profile names can be passed using ``-march`` instead of a standard
+ISA naming string. Currently supported profiles:
+
+* ``rvi20u32``
+* ``rvi20u64``
+* ``rva20u64``
+* ``rva20s64``
+* ``rva22u64``
+* ``rva22s64``
+
+Note that you can also append additional extension names to be enable, e.g.
+``rva20u64_zicond`` will enable the ``zicond`` extension in addition to those
+in the ``rva20u64`` profile.
+
+Profiles that are not yet ratified cannot be used unless
+``-menable-experimental-extensions`` (or equivalent for other tools) is
+specified. This applies to the following profiles:
+
+* ``rva23u64``
+* ``rva23s64``
+* ``rvb23u64``
+* ``rvb23s64``
+* ``rvm23u32``
+
.. _riscv-extensions:
Extensions
More information about the llvm-commits
mailing list