[llvm] [AArch64][SVE] optimisation for unary SVE store intrinsics with no active lanes (PR #95793)

via llvm-commits llvm-commits at lists.llvm.org
Tue Jul 2 02:37:59 PDT 2024

Previous message: [llvm] [AArch64][SVE] optimisation for unary SVE store intrinsics with no active lanes (PR #95793)
Next message: [llvm] [LoopVectorize] LLVM fails to vectorise loops with multi-bool varables (PR #89226)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

https://github.com/Lukacma closed https://github.com/llvm/llvm-project/pull/95793

Previous message: [llvm] [AArch64][SVE] optimisation for unary SVE store intrinsics with no active lanes (PR #95793)
Next message: [llvm] [LoopVectorize] LLVM fails to vectorise loops with multi-bool varables (PR #89226)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list