[llvm] 2dff96d - [RISCV] Remove unneeded code from RISCVPostRAExpandPseudo::expandMovImm. NFC
Craig Topper via llvm-commits
llvm-commits at lists.llvm.org
Thu Jun 27 18:42:37 PDT 2024
Author: Craig Topper
Date: 2024-06-27T18:42:27-07:00
New Revision: 2dff96d37a8419dab7a6ec3e1f8de917c7adb4ea
URL: https://github.com/llvm/llvm-project/commit/2dff96d37a8419dab7a6ec3e1f8de917c7adb4ea
DIFF: https://github.com/llvm/llvm-project/commit/2dff96d37a8419dab7a6ec3e1f8de917c7adb4ea.diff
LOG: [RISCV] Remove unneeded code from RISCVPostRAExpandPseudo::expandMovImm. NFC
We accidentally left a call to generateInstSeq when we rewrote the
code to use the X86InstrInfo::movImm.
Added:
Modified:
llvm/lib/Target/RISCV/RISCVPostRAExpandPseudoInsts.cpp
Removed:
################################################################################
diff --git a/llvm/lib/Target/RISCV/RISCVPostRAExpandPseudoInsts.cpp b/llvm/lib/Target/RISCV/RISCVPostRAExpandPseudoInsts.cpp
index b7b0c47c084c6..e5413f64a3418 100644
--- a/llvm/lib/Target/RISCV/RISCVPostRAExpandPseudoInsts.cpp
+++ b/llvm/lib/Target/RISCV/RISCVPostRAExpandPseudoInsts.cpp
@@ -89,10 +89,6 @@ bool RISCVPostRAExpandPseudo::expandMovImm(MachineBasicBlock &MBB,
int64_t Val = MBBI->getOperand(1).getImm();
- RISCVMatInt::InstSeq Seq =
- RISCVMatInt::generateInstSeq(Val, MBB.getParent()->getSubtarget());
- assert(!Seq.empty());
-
Register DstReg = MBBI->getOperand(0).getReg();
bool DstIsDead = MBBI->getOperand(0).isDead();
bool Renamable = MBBI->getOperand(0).isRenamable();
More information about the llvm-commits
mailing list