[llvm] [RISCV] Restrict when we fold an ADD_LO into a load/store address. (PR #93129)

Craig Topper via llvm-commits llvm-commits at lists.llvm.org
Wed Jun 26 09:53:02 PDT 2024

Previous message: [llvm] [RISCV] Add a rematerializable pseudo instruction for LUI+ADDI for global addresses. (PR #93142)
Next message: [llvm] [CodeGen] Cache Opcode in MachineInstr (PR #96797)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

https://github.com/topperc closed https://github.com/llvm/llvm-project/pull/93129

Previous message: [llvm] [RISCV] Add a rematerializable pseudo instruction for LUI+ADDI for global addresses. (PR #93142)
Next message: [llvm] [CodeGen] Cache Opcode in MachineInstr (PR #96797)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list