[llvm] [RISCV] Add scheduling model for Syntacore SCR3 (PR #95427)

Anton Sidorenko via llvm-commits llvm-commits at lists.llvm.org
Tue Jun 25 01:35:05 PDT 2024

Previous message: [llvm] 2d84e0f - [RISCV] Add scheduling model for Syntacore SCR3 (#95427)
Next message: [llvm] [InstCombine] Canonicalize non-i8 gep of mul to i8 (PR #96606)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

https://github.com/asi-sc closed https://github.com/llvm/llvm-project/pull/95427

Previous message: [llvm] 2d84e0f - [RISCV] Add scheduling model for Syntacore SCR3 (#95427)
Next message: [llvm] [InstCombine] Canonicalize non-i8 gep of mul to i8 (PR #96606)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list