[llvm] [AArch64][SVE] optimisation for SVE load intrinsics with no active lanes (PR #95269)

via llvm-commits llvm-commits at lists.llvm.org
Mon Jun 24 05:27:41 PDT 2024

Previous message: [llvm] [LLVM] Add `llvm.masked.compress` intrinsic (PR #92289)
Next message: [llvm] [AArch64][SVE] optimisation for SVE load intrinsics with no active lanes (PR #95269)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

https://github.com/CarolineConcatto approved this pull request.

Thank  you for splitting the patch Marian.
I had a look for the loads and it looks fine to me.


https://github.com/llvm/llvm-project/pull/95269

Previous message: [llvm] [LLVM] Add `llvm.masked.compress` intrinsic (PR #92289)
Next message: [llvm] [AArch64][SVE] optimisation for SVE load intrinsics with no active lanes (PR #95269)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list