[llvm] [AMDGPU] Extend llvm.amdgcn.set.inactive intrinsic to support Reg32/Reg64 types (PR #94457)

Vikram Hegde via llvm-commits llvm-commits at lists.llvm.org
Fri Jun 14 02:37:08 PDT 2024

Previous message: [llvm] [AMDGPU] Extend llvm.amdgcn.set.inactive intrinsic to support Reg32/Reg64 types (PR #94457)
Next message: [llvm] [AMDGPU] Extend llvm.amdgcn.set.inactive intrinsic to support Reg32/Reg64 types (PR #94457)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

vikramRH wrote:

Gentle ping..

https://github.com/llvm/llvm-project/pull/94457

Previous message: [llvm] [AMDGPU] Extend llvm.amdgcn.set.inactive intrinsic to support Reg32/Reg64 types (PR #94457)
Next message: [llvm] [AMDGPU] Extend llvm.amdgcn.set.inactive intrinsic to support Reg32/Reg64 types (PR #94457)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list