[llvm] [AMDGPU] Prefer vector i8s in PHI Nodes (PR #91016)

[Jeffrey Byrnes via llvm-commits]

================
@@ -1123,6 +1137,19 @@ Value *GCNTTIImpl::rewriteIntrinsicWithAddressSpace(IntrinsicInst *II,
   }
 }
 
+InstructionCost GCNTTIImpl::getPHIScalarizationOverhead(Type *ScalarTy,
+                                                        VectorType *VTy) {
+  if (DL.getTypeSizeInBits(ScalarTy) != 8)
+    return 0;
----------------
jrbyrnes wrote:

Outdated

https://github.com/llvm/llvm-project/pull/91016