[llvm] fc19d62 - [AMDGPU][MC] Don't rely on output ordering in hsa-sym-expr-failure.s
via llvm-commits
llvm-commits at lists.llvm.org
Wed Jun 12 23:29:52 PDT 2024
Author: pvanhout
Date: 2024-06-13T08:29:43+02:00
New Revision: fc19d6238af7d215b13c2af63cbce03b5c04069b
URL: https://github.com/llvm/llvm-project/commit/fc19d6238af7d215b13c2af63cbce03b5c04069b
DIFF: https://github.com/llvm/llvm-project/commit/fc19d6238af7d215b13c2af63cbce03b5c04069b.diff
LOG: [AMDGPU][MC] Don't rely on output ordering in hsa-sym-expr-failure.s
Added:
Modified:
llvm/test/MC/AMDGPU/hsa-sym-expr-failure.s
Removed:
################################################################################
diff --git a/llvm/test/MC/AMDGPU/hsa-sym-expr-failure.s b/llvm/test/MC/AMDGPU/hsa-sym-expr-failure.s
index fab3e893352b2..fe6d3c21b9a37 100644
--- a/llvm/test/MC/AMDGPU/hsa-sym-expr-failure.s
+++ b/llvm/test/MC/AMDGPU/hsa-sym-expr-failure.s
@@ -4,10 +4,8 @@
// they don't depend on yet-unknown symbolic values.
.text
-// ASM: .text
.amdhsa_code_object_version 4
-// ASM: .amdhsa_code_object_version 4
.p2align 8
.type user_sgpr_count, at function
@@ -19,11 +17,10 @@ user_sgpr_count:
.amdhsa_next_free_vgpr 0
.amdhsa_next_free_sgpr 0
.amdhsa_accum_offset 4
+// ASM: :[[@LINE+1]]:{{[0-9]+}}: error: directive should have resolvable expression
.amdhsa_user_sgpr_count defined_boolean
.end_amdhsa_kernel
-// ASM: error: directive should have resolvable expression
-// ASM-NEXT: .amdhsa_user_sgpr_count
.p2align 8
.type user_sgpr_private_segment_buffer, at function
@@ -34,12 +31,10 @@ user_sgpr_private_segment_buffer:
.amdhsa_next_free_vgpr 0
.amdhsa_next_free_sgpr 0
.amdhsa_accum_offset 4
+// ASM: :[[@LINE+1]]:{{[0-9]+}}: error: directive should have resolvable expression
.amdhsa_user_sgpr_private_segment_buffer defined_boolean
.end_amdhsa_kernel
-// ASM: error: directive should have resolvable expression
-// ASM-NEXT: .amdhsa_user_sgpr_private_segment_buffer
-
.p2align 8
.type user_sgpr_kernarg_preload_length, at function
user_sgpr_kernarg_preload_length:
@@ -49,12 +44,10 @@ user_sgpr_kernarg_preload_length:
.amdhsa_next_free_vgpr 0
.amdhsa_next_free_sgpr 0
.amdhsa_accum_offset 4
+// ASM: :[[@LINE+1]]:{{[0-9]+}}: error: directive should have resolvable expression
.amdhsa_user_sgpr_kernarg_preload_length defined_boolean
.end_amdhsa_kernel
-// ASM: error: directive should have resolvable expression
-// ASM-NEXT: .amdhsa_user_sgpr_kernarg_preload_length defined_boolean
-
.p2align 8
.type user_sgpr_kernarg_preload_offset, at function
user_sgpr_kernarg_preload_offset:
@@ -64,12 +57,10 @@ user_sgpr_kernarg_preload_offset:
.amdhsa_next_free_vgpr 0
.amdhsa_next_free_sgpr 0
.amdhsa_accum_offset 4
+// ASM: :[[@LINE+1]]:{{[0-9]+}}: error: directive should have resolvable expression
.amdhsa_user_sgpr_kernarg_preload_offset defined_boolean
.end_amdhsa_kernel
-// ASM: error: directive should have resolvable expression
-// ASM-NEXT: .amdhsa_user_sgpr_kernarg_preload_offset defined_boolean
-
.p2align 8
.type user_sgpr_dispatch_ptr, at function
user_sgpr_dispatch_ptr:
@@ -80,12 +71,10 @@ user_sgpr_dispatch_ptr:
.amdhsa_next_free_vgpr 0
.amdhsa_next_free_sgpr 0
.amdhsa_accum_offset 4
+// ASM: :[[@LINE+1]]:{{[0-9]+}}: error: directive should have resolvable expression
.amdhsa_user_sgpr_dispatch_ptr defined_boolean
.end_amdhsa_kernel
-// ASM: error: directive should have resolvable expression
-// ASM-NEXT: .amdhsa_user_sgpr_dispatch_ptr
-
.p2align 8
.type user_sgpr_queue_ptr, at function
user_sgpr_queue_ptr:
@@ -96,12 +85,10 @@ user_sgpr_queue_ptr:
.amdhsa_next_free_vgpr 0
.amdhsa_next_free_sgpr 0
.amdhsa_accum_offset 4
+// ASM: :[[@LINE+1]]:{{[0-9]+}}: error: directive should have resolvable expression
.amdhsa_user_sgpr_queue_ptr defined_boolean
.end_amdhsa_kernel
-// ASM: error: directive should have resolvable expression
-// ASM-NEXT: .amdhsa_user_sgpr_queue_ptr
-
.p2align 8
.type user_sgpr_kernarg_segment_ptr, at function
user_sgpr_kernarg_segment_ptr:
@@ -112,12 +99,10 @@ user_sgpr_kernarg_segment_ptr:
.amdhsa_next_free_vgpr 0
.amdhsa_next_free_sgpr 0
.amdhsa_accum_offset 4
+// ASM: :[[@LINE+1]]:{{[0-9]+}}: error: directive should have resolvable expression
.amdhsa_user_sgpr_kernarg_segment_ptr defined_boolean
.end_amdhsa_kernel
-// ASM: error: directive should have resolvable expression
-// ASM-NEXT: .amdhsa_user_sgpr_kernarg_segment_ptr
-
.p2align 8
.type user_sgpr_dispatch_id, at function
user_sgpr_dispatch_id:
@@ -128,12 +113,10 @@ user_sgpr_dispatch_id:
.amdhsa_next_free_vgpr 0
.amdhsa_next_free_sgpr 0
.amdhsa_accum_offset 4
+// ASM: :[[@LINE+1]]:{{[0-9]+}}: error: directive should have resolvable expression
.amdhsa_user_sgpr_dispatch_id defined_boolean
.end_amdhsa_kernel
-// ASM: error: directive should have resolvable expression
-// ASM-NEXT: .amdhsa_user_sgpr_dispatch_id
-
.p2align 8
.type user_sgpr_flat_scratch_init, at function
user_sgpr_flat_scratch_init:
@@ -144,12 +127,10 @@ user_sgpr_flat_scratch_init:
.amdhsa_next_free_vgpr 0
.amdhsa_next_free_sgpr 0
.amdhsa_accum_offset 4
+// ASM: :[[@LINE+1]]:{{[0-9]+}}: error: directive should have resolvable expression
.amdhsa_user_sgpr_flat_scratch_init defined_boolean
.end_amdhsa_kernel
-// ASM: error: directive should have resolvable expression
-// ASM-NEXT: .amdhsa_user_sgpr_flat_scratch_init
-
.p2align 8
.type user_sgpr_private_segment_size, at function
user_sgpr_private_segment_size:
@@ -160,12 +141,10 @@ user_sgpr_private_segment_size:
.amdhsa_next_free_vgpr 0
.amdhsa_next_free_sgpr 0
.amdhsa_accum_offset 4
+// ASM: :[[@LINE+1]]:{{[0-9]+}}: error: directive should have resolvable expression
.amdhsa_user_sgpr_private_segment_size defined_boolean
.end_amdhsa_kernel
-// ASM: error: directive should have resolvable expression
-// ASM-NEXT: .amdhsa_user_sgpr_private_segment_size
-
.p2align 8
.type wavefront_size32, at function
wavefront_size32:
@@ -176,12 +155,10 @@ wavefront_size32:
.amdhsa_next_free_vgpr 0
.amdhsa_next_free_sgpr 0
.amdhsa_accum_offset 4
+// ASM: :[[@LINE+1]]:{{[0-9]+}}: error: directive should have resolvable expression
.amdhsa_wavefront_size32 defined_boolean
.end_amdhsa_kernel
-// ASM: error: directive should have resolvable expression
-// ASM-NEXT: .amdhsa_wavefront_size32
-
.p2align 8
.type next_free_vgpr, at function
next_free_vgpr:
@@ -189,14 +166,12 @@ next_free_vgpr:
.p2align 6
.amdhsa_kernel next_free_vgpr
+// ASM: :[[@LINE+1]]:{{[0-9]+}}: error: directive should have resolvable expression
.amdhsa_next_free_vgpr defined_boolean
.amdhsa_next_free_sgpr 0
.amdhsa_accum_offset 4
.end_amdhsa_kernel
-// ASM: error: directive should have resolvable expression
-// ASM-NEXT: .amdhsa_next_free_vgpr
-
.p2align 8
.type next_free_sgpr, at function
next_free_sgpr:
@@ -205,13 +180,11 @@ next_free_sgpr:
.p2align 6
.amdhsa_kernel next_free_sgpr
.amdhsa_next_free_vgpr 0
+// ASM: :[[@LINE+1]]:{{[0-9]+}}: error: directive should have resolvable expression
.amdhsa_next_free_sgpr defined_boolean
.amdhsa_accum_offset 4
.end_amdhsa_kernel
-// ASM: error: directive should have resolvable expression
-// ASM-NEXT: .amdhsa_next_free_sgpr
-
.p2align 8
.type accum_offset, at function
accum_offset:
@@ -221,12 +194,10 @@ accum_offset:
.amdhsa_kernel accum_offset
.amdhsa_next_free_vgpr 0
.amdhsa_next_free_sgpr 0
+// ASM: :[[@LINE+1]]:{{[0-9]+}}: error: directive should have resolvable expression
.amdhsa_accum_offset defined_boolean
.end_amdhsa_kernel
-// ASM: error: directive should have resolvable expression
-// ASM-NEXT: .amdhsa_accum_offset
-
.p2align 8
.type reserve_vcc, at function
reserve_vcc:
@@ -237,12 +208,10 @@ reserve_vcc:
.amdhsa_next_free_vgpr 0
.amdhsa_next_free_sgpr 0
.amdhsa_accum_offset 4
+// ASM: :[[@LINE+1]]:{{[0-9]+}}: error: directive should have resolvable expression
.amdhsa_reserve_vcc defined_boolean
.end_amdhsa_kernel
-// ASM: error: directive should have resolvable expression
-// ASM-NEXT: .amdhsa_reserve_vcc
-
.p2align 8
.type reserve_flat_scratch, at function
reserve_flat_scratch:
@@ -253,12 +222,10 @@ reserve_flat_scratch:
.amdhsa_next_free_vgpr 0
.amdhsa_next_free_sgpr 0
.amdhsa_accum_offset 4
+// ASM: :[[@LINE+1]]:{{[0-9]+}}: error: directive should have resolvable expression
.amdhsa_reserve_flat_scratch defined_boolean
.end_amdhsa_kernel
-// ASM: error: directive should have resolvable expression
-// ASM-NEXT: .amdhsa_reserve_flat_scratch
-
.p2align 8
.type shared_vgpr_count, at function
shared_vgpr_count:
@@ -269,13 +236,8 @@ shared_vgpr_count:
.amdhsa_next_free_vgpr 0
.amdhsa_next_free_sgpr 0
.amdhsa_accum_offset 4
+// ASM: :[[@LINE+1]]:{{[0-9]+}}: error: directive should have resolvable expression
.amdhsa_shared_vgpr_count defined_boolean
.end_amdhsa_kernel
-// ASM: error: directive should have resolvable expression
-// ASM-NEXT: .amdhsa_shared_vgpr_count
-
.set defined_boolean, 1
-
-// ASM: .set defined_boolean, 1
-// ASM-NEXT: .no_dead_strip defined_boolean
More information about the llvm-commits
mailing list