[llvm] [SPIR-V] Validate and fix bit width of scalar registers (PR #95147)

Vyacheslav Levytskyy via llvm-commits llvm-commits at lists.llvm.org
Tue Jun 11 12:56:45 PDT 2024

Previous message: [llvm] [SPIR-V] Validate and fix bit width of scalar registers (PR #95147)
Next message: [clang] [llvm] [RISCV] Add Smcsrind and Sscsrind extension (PR #93952)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

https://github.com/VyacheslavLevytskyy closed https://github.com/llvm/llvm-project/pull/95147

Previous message: [llvm] [SPIR-V] Validate and fix bit width of scalar registers (PR #95147)
Next message: [clang] [llvm] [RISCV] Add Smcsrind and Sscsrind extension (PR #93952)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list