[llvm] [AArch64][GISel] Assign registers into FPR if they feed into FP instructions indirectly via PHI (PR #94618)

via llvm-commits llvm-commits at lists.llvm.org
Tue Jun 11 07:15:44 PDT 2024


================
@@ -495,6 +495,22 @@ static bool isFPIntrinsic(const MachineRegisterInfo &MRI,
   }
 }
 
+bool AArch64RegisterBankInfo::isPHIWithFPContraints(
+    const MachineInstr &MI, const MachineRegisterInfo &MRI,
+    const TargetRegisterInfo &TRI, const unsigned Depth) const {
+  if (!MI.isPHI() || Depth > MaxFPRSearchDepth)
+    return false;
+
+  if (any_of(MRI.use_nodbg_instructions(MI.getOperand(0).getReg()),
----------------
Him188 wrote:

Yes, simplified.

https://github.com/llvm/llvm-project/pull/94618


More information about the llvm-commits mailing list