[llvm] 2ec47e5 - [RISCV] Fix duplicate test cases for G_UNMERGE_VALUES (#94622)
via llvm-commits
llvm-commits at lists.llvm.org
Thu Jun 6 07:15:44 PDT 2024
Author: Gábor Spaits
Date: 2024-06-06T16:15:39+02:00
New Revision: 2ec47e5e85f9c0e68eaeb7041bb9aa783bfb97d3
URL: https://github.com/llvm/llvm-project/commit/2ec47e5e85f9c0e68eaeb7041bb9aa783bfb97d3
DIFF: https://github.com/llvm/llvm-project/commit/2ec47e5e85f9c0e68eaeb7041bb9aa783bfb97d3.diff
LOG: [RISCV] Fix duplicate test cases for G_UNMERGE_VALUES (#94622)
`unmerge_i64` and `unmerge_i32` were exactly the same test cases. This
PR would fix that, so `unmerge_i32` would actually unmerge a 32 bit
value into two 16 bit values.
Added:
Modified:
llvm/test/CodeGen/RISCV/GlobalISel/legalizer/merge-unmerge-rv32.mir
Removed:
################################################################################
diff --git a/llvm/test/CodeGen/RISCV/GlobalISel/legalizer/merge-unmerge-rv32.mir b/llvm/test/CodeGen/RISCV/GlobalISel/legalizer/merge-unmerge-rv32.mir
index 2e4a39c468111..46a7df4495582 100644
--- a/llvm/test/CodeGen/RISCV/GlobalISel/legalizer/merge-unmerge-rv32.mir
+++ b/llvm/test/CodeGen/RISCV/GlobalISel/legalizer/merge-unmerge-rv32.mir
@@ -68,12 +68,14 @@ body: |
; RV32: liveins: $x10
; RV32-NEXT: {{ $}}
; RV32-NEXT: [[COPY:%[0-9]+]]:_(s32) = COPY $x10
- ; RV32-NEXT: $x10 = COPY [[COPY]](s32)
+ ; RV32-NEXT: [[C:%[0-9]+]]:_(s32) = G_CONSTANT i32 65535
+ ; RV32-NEXT: [[AND:%[0-9]+]]:_(s32) = G_AND [[COPY]], [[C]]
+ ; RV32-NEXT: $x10 = COPY [[AND]](s32)
; RV32-NEXT: PseudoRET implicit $x10
%0:_(s32) = COPY $x10
- %1:_(s64) = G_ZEXT %0(s32)
- %2:_(s32), %3:_(s32) = G_UNMERGE_VALUES %1(s64)
- $x10 = COPY %2(s32)
+ %2:_(s16), %3:_(s16) = G_UNMERGE_VALUES %0(s32)
+ %4:_(s32) = G_ZEXT %2(s16)
+ $x10 = COPY %4(s32)
PseudoRET implicit $x10
...
---
More information about the llvm-commits
mailing list