[llvm] [RISCV] Support select/merge like ops for bf16 vectors when have Zvfbfmin (PR #91936)

Jianjian Guan via llvm-commits llvm-commits at lists.llvm.org
Sun Jun 2 19:24:29 PDT 2024

Previous message: [llvm] f779ec7 - [BPI] Cache LoopExitBlocks to improve compile time (#93451)
Next message: [llvm] [RISCV] Use two ADDIs to do some stack pointer adjustments for special case (PR #94182)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

jacquesguan wrote:

ping.

https://github.com/llvm/llvm-project/pull/91936

Previous message: [llvm] f779ec7 - [BPI] Cache LoopExitBlocks to improve compile time (#93451)
Next message: [llvm] [RISCV] Use two ADDIs to do some stack pointer adjustments for special case (PR #94182)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list