[llvm] AMDGPU: Generalize instruction shrinking code (PR #93810)
via llvm-commits
llvm-commits at lists.llvm.org
Thu May 30 05:10:07 PDT 2024
github-actions[bot] wrote:
<!--LLVM CODE FORMAT COMMENT: {clang-format}-->
:warning: C/C++ code formatter, clang-format found issues in your code. :warning:
<details>
<summary>
You can test this locally with the following command:
</summary>
``````````bash
git-clang-format --diff 49ef21d7674fa8267d674879e21b69d9ca4e6203 915a5f20af9b2da401a1b085a4ab7f0157e7df8e -- llvm/lib/Target/AMDGPU/SIInstrInfo.cpp
``````````
</details>
<details>
<summary>
View the diff from clang-format here.
</summary>
``````````diff
diff --git a/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp b/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp
index 29c1c310cd..b14472279d 100644
--- a/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp
+++ b/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp
@@ -4489,8 +4489,7 @@ MachineInstr *SIInstrInfo::buildShrunkInst(MachineInstr &MI,
const MCInstrDesc &Op32Desc = get(Op32);
MachineInstrBuilder Inst32 =
- BuildMI(*MBB, MI, MI.getDebugLoc(), Op32Desc)
- .setMIFlags(MI.getFlags());
+ BuildMI(*MBB, MI, MI.getDebugLoc(), Op32Desc).setMIFlags(MI.getFlags());
// Add the dst operand if the 32-bit encoding also has an explicit $vdst.
// For VOPC instructions, this is replaced by an implicit def of vcc.
``````````
</details>
https://github.com/llvm/llvm-project/pull/93810
More information about the llvm-commits
mailing list