[llvm] 66b9785 - [NFC] [MTE] make test more robust by not hardcoding %1
Florian Mayer via llvm-commits
llvm-commits at lists.llvm.org
Wed May 29 15:29:45 PDT 2024
Author: Florian Mayer
Date: 2024-05-29T15:29:30-07:00
New Revision: 66b9785670a7909d8301afdeac27991c9236f346
URL: https://github.com/llvm/llvm-project/commit/66b9785670a7909d8301afdeac27991c9236f346
DIFF: https://github.com/llvm/llvm-project/commit/66b9785670a7909d8301afdeac27991c9236f346.diff
LOG: [NFC] [MTE] make test more robust by not hardcoding %1
Added:
Modified:
llvm/test/CodeGen/AArch64/stack-tagging-prologue.ll
Removed:
################################################################################
diff --git a/llvm/test/CodeGen/AArch64/stack-tagging-prologue.ll b/llvm/test/CodeGen/AArch64/stack-tagging-prologue.ll
index 91dcffd77ce4b..40bc8bdd70703 100644
--- a/llvm/test/CodeGen/AArch64/stack-tagging-prologue.ll
+++ b/llvm/test/CodeGen/AArch64/stack-tagging-prologue.ll
@@ -25,7 +25,7 @@ entry:
; INSTR: [[BASE:%.*]] = call ptr @llvm.aarch64.irg.sp(i64 0)
; INSTR: [[TLS:%.*]] = call ptr @llvm.thread.pointer()
; INSTR: [[TLS_SLOT:%.*]] = getelementptr i8, ptr [[TLS]], i32 -24
-; INSTR: [[TLS_VALUE:%.*]] = load i64, ptr %1, align 8
+; INSTR: [[TLS_VALUE:%.*]] = load i64, ptr [[TLS_SLOT]], align 8
; INSTR: [[FP:%.*]] = call ptr @llvm.frameaddress.p0(i32 0)
; INSTR: [[FP_INT:%.*]] = ptrtoint ptr [[FP]] to i64
; INSTR: [[BASE_INT:%.*]] = ptrtoint ptr [[BASE]] to i64
More information about the llvm-commits
mailing list