[llvm] [RISCV] Add a rematerializable pseudo instruction for LUI+ADDI for global addresses. (PR #93352)

Craig Topper via llvm-commits llvm-commits at lists.llvm.org
Tue May 28 15:05:29 PDT 2024

Previous message: [llvm] [RISCV] Add a rematerializable pseudo instruction for LUI+ADDI for global addresses. (PR #93352)
Next message: [llvm] [SPIR-V] Implement correct zeroinitializer for extension types in SPIR-V Backend (PR #93607)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

https://github.com/topperc closed https://github.com/llvm/llvm-project/pull/93352

Previous message: [llvm] [RISCV] Add a rematerializable pseudo instruction for LUI+ADDI for global addresses. (PR #93352)
Next message: [llvm] [SPIR-V] Implement correct zeroinitializer for extension types in SPIR-V Backend (PR #93607)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list