[llvm] [RISCV] Add a rematerializable pseudo instruction for LUI+ADDI for global addresses. (PR #93352)

[via llvm-commits]

github-actions[bot] wrote:

<!--LLVM CODE FORMAT COMMENT: {clang-format}-->


:warning: C/C++ code formatter, clang-format found issues in your code. :warning:

<details>
<summary>
You can test this locally with the following command:
</summary>

``````````bash
git-clang-format --diff 7c265e9f576041c20422218571bc2dacf20d65d9 0ba9ae084c557eaabd8c6c5caf139800af830027 -- llvm/lib/Target/RISCV/RISCVMergeBaseOffset.cpp llvm/lib/Target/RISCV/RISCVPostRAExpandPseudoInsts.cpp
``````````

</details>

<details>
<summary>
View the diff from clang-format here.
</summary>

``````````diff
diff --git a/llvm/lib/Target/RISCV/RISCVPostRAExpandPseudoInsts.cpp b/llvm/lib/Target/RISCV/RISCVPostRAExpandPseudoInsts.cpp
index 127f07ec77..b7b0c47c08 100644
--- a/llvm/lib/Target/RISCV/RISCVPostRAExpandPseudoInsts.cpp
+++ b/llvm/lib/Target/RISCV/RISCVPostRAExpandPseudoInsts.cpp
@@ -105,7 +105,7 @@ bool RISCVPostRAExpandPseudo::expandMovImm(MachineBasicBlock &MBB,
 }
 
 bool RISCVPostRAExpandPseudo::expandMovAddr(MachineBasicBlock &MBB,
-                                           MachineBasicBlock::iterator MBBI) {
+                                            MachineBasicBlock::iterator MBBI) {
   DebugLoc DL = MBBI->getDebugLoc();
 
   Register DstReg = MBBI->getOperand(0).getReg();

``````````

</details>


https://github.com/llvm/llvm-project/pull/93352