[llvm] [Exegesis][RISCV] Add RISCV support for llvm-exegesis (PR #89047)

[Clement Courbet via llvm-commits]

================
@@ -45,6 +45,12 @@ Expected<LLVMState> LLVMState::Create(std::string TripleName,
   if (CpuName == "native")
     CpuName = std::string(sys::getHostCPUName());
 
+  if (CpuName.empty()) {
+    std::unique_ptr<MCSubtargetInfo> Empty_STI(
+        TheTarget->createMCSubtargetInfo(TripleName, "", ""));
+    CpuName = Empty_STI->getAllProcessorDescriptions().begin()->Key;
----------------
legrosbuffle wrote:

It's not even guaranteed that we can run code on the host when jitting for this first CPU, so it feels weird to automatically use this.

https://github.com/llvm/llvm-project/pull/89047