[llvm] [AMDGPU] Do not optimize away pre-existing waitcnt instructions at -O0 (PR #90716)

Jay Foad via llvm-commits llvm-commits at lists.llvm.org
Wed May 1 03:29:19 PDT 2024

Previous message: [llvm] [AMDGPU] Do not optimize away pre-existing waitcnt instructions at -O0 (PR #90716)
Next message: [llvm] [LLVM][AArch64]Use load/store with consecutive registers in SME2 or S… (PR #77665)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

https://github.com/jayfoad closed https://github.com/llvm/llvm-project/pull/90716

Previous message: [llvm] [AMDGPU] Do not optimize away pre-existing waitcnt instructions at -O0 (PR #90716)
Next message: [llvm] [LLVM][AArch64]Use load/store with consecutive registers in SME2 or S… (PR #77665)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list