[llvm] [LLVM][AArch64]Use load/store with consecutive registers in SME2 or S… (PR #77665)
Sander de Smalen via llvm-commits
llvm-commits at lists.llvm.org
Wed May 1 03:00:46 PDT 2024
================
@@ -3130,6 +3166,7 @@ bool AArch64FrameLowering::restoreCalleeSavedRegisters(
auto ZPREnd = std::find_if_not(ZPRBegin, RegPairs.end(), IsZPR);
std::reverse(ZPRBegin, ZPREnd);
+ bool PtrueCreated = false;
----------------
sdesmalen-arm wrote:
nit: odd indentation and please capitalise the first `t`, i.e.
```suggestion
bool PTrueCreated = false;
```
Reason:
```
$ git grep PTrue llvm | wc -l
97
$ git grep Ptrue llvm | wc -l
6
```
https://github.com/llvm/llvm-project/pull/77665
More information about the llvm-commits
mailing list