[llvm] [LLVM][AArch64]Use load/store with consecutive registers in SME2 or S… (PR #77665)

[Sander de Smalen via llvm-commits]

================
@@ -3004,6 +3008,7 @@ bool AArch64FrameLowering::spillCalleeSavedRegisters(
     }
     return true;
   }
+  bool PtrueCreated = false;
----------------
sdesmalen-arm wrote:

nit:
```suggestion
  bool PTrueCreated = false;
```

https://github.com/llvm/llvm-project/pull/77665