[llvm] [AMDGPU] Enhance s_waitcnt insertion before barrier for gfx12 (PR #90595)

[David Stuttard via llvm-commits]

================
@@ -1386,6 +1386,14 @@ class SIInstrInfo final : public AMDGPUGenInstrInfo {
   // This is used if an operand is a 32 bit register but needs to be aligned
   // regardless.
   void enforceOperandRCAlignment(MachineInstr &MI, unsigned OpName) const;
+
+  bool isBarrierStart(uint16_t Opcode) const {
----------------
dstutt wrote:

> We use unsigned for opcodes in general, I think this should also use unsigned to be consistent (though it doesn't really matter)

I just made the function consistent with others in the same file - they all use uint16_t

https://github.com/llvm/llvm-project/pull/90595