[llvm] [RISCV] Add scheduling information for SiFive VCIX (PR #86093)

Michal Terepeta via llvm-commits llvm-commits at lists.llvm.org
Mon Apr 15 23:15:10 PDT 2024

Previous message: [llvm] [RISCV] Add scheduling information for SiFive VCIX (PR #86093)
Next message: [llvm] [AArch64][SVE2] Generate SVE2 BSL instruction in LLVM for add/sub. (PR #88413)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

michalt wrote:

Thanks for merging! 😄 

https://github.com/llvm/llvm-project/pull/86093

Previous message: [llvm] [RISCV] Add scheduling information for SiFive VCIX (PR #86093)
Next message: [llvm] [AArch64][SVE2] Generate SVE2 BSL instruction in LLVM for add/sub. (PR #88413)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list