[llvm] [RISCV] Implement Intrinsics Support for XCValu Extension in CV32E40P (PR #85603)
Craig Topper via llvm-commits
llvm-commits at lists.llvm.org
Sat Apr 13 20:53:48 PDT 2024
================
@@ -704,3 +749,51 @@ let Predicates = [HasVendorXCVbitmanip, IsRV32] in {
(CV_BITREV GPR:$rs1, cv_tuimm2:$radix, cv_tuimm5:$pts)>;
def : Pat<(bitreverse (XLenVT GPR:$rs)), (CV_BITREV GPR:$rs, 0, 0)>;
}
+
+class PatCoreVAluGpr <string intr, string asm> :
----------------
topperc wrote:
No space before '<'
https://github.com/llvm/llvm-project/pull/85603
More information about the llvm-commits
mailing list