kparzysz wrote: I think there is some issue in the register operand collection/liveness adjustment in cases where the same virtual register is used and defined in an instruction. Still investigating. https://github.com/llvm/llvm-project/pull/87405