[llvm] [RISCV] Expand mul to shNadd x, (slli x, c) in DAGCombine (PR #88524)

Craig Topper via llvm-commits llvm-commits at lists.llvm.org
Fri Apr 12 10:38:26 PDT 2024


================
@@ -551,8 +551,9 @@ define i64 @add_mul_combine_infinite_loop(i64 %x) {
 ; RV32IMB-NEXT:    sh3add a1, a1, a2
 ; RV32IMB-NEXT:    sh1add a0, a0, a0
 ; RV32IMB-NEXT:    slli a2, a0, 3
-; RV32IMB-NEXT:    addi a0, a2, 2047
-; RV32IMB-NEXT:    addi a0, a0, 1
+; RV32IMB-NEXT:    li a3, 1
----------------
topperc wrote:

Is this worse?

https://github.com/llvm/llvm-project/pull/88524


More information about the llvm-commits mailing list