[llvm] [RISCV] Exploit sh3add/sh2add for stack offsets by shifted 12-bit constants (PR #87950)

[via llvm-commits]

github-actions[bot] wrote:

<!--LLVM CODE FORMAT COMMENT: {clang-format}-->


:warning: C/C++ code formatter, clang-format found issues in your code. :warning:

<details>
<summary>
You can test this locally with the following command:
</summary>

``````````bash
git-clang-format --diff da675b922cca3dc9a76642d792e882979a3d8c82 b4af0bbc344932f57abd148840d543a3ecdf2b6e -- llvm/lib/Target/RISCV/RISCVRegisterInfo.cpp
``````````

</details>

<details>
<summary>
View the diff from clang-format here.
</summary>

``````````diff
diff --git a/llvm/lib/Target/RISCV/RISCVRegisterInfo.cpp b/llvm/lib/Target/RISCV/RISCVRegisterInfo.cpp
index 848b6d33f7..dd25417c6a 100644
--- a/llvm/lib/Target/RISCV/RISCVRegisterInfo.cpp
+++ b/llvm/lib/Target/RISCV/RISCVRegisterInfo.cpp
@@ -259,9 +259,9 @@ void RISCVRegisterInfo::adjustReg(MachineBasicBlock &MBB,
       Register ScratchReg = MRI.createVirtualRegister(&RISCV::GPRRegClass);
       TII->movImm(MBB, II, DL, ScratchReg, Val, Flag);
       BuildMI(MBB, II, DL, TII->get(Opc), DestReg)
-        .addReg(ScratchReg, RegState::Kill)
-        .addReg(SrcReg, getKillRegState(KillSrcReg))
-        .setMIFlag(Flag);
+          .addReg(ScratchReg, RegState::Kill)
+          .addReg(SrcReg, getKillRegState(KillSrcReg))
+          .setMIFlag(Flag);
       return;
     }
   }

``````````

</details>


https://github.com/llvm/llvm-project/pull/87950