[llvm] [AArch64] SimplifyDemandedBitsForTargetNode - add AArch64ISD::BICi handling (PR #76644)

David Green via llvm-commits llvm-commits at lists.llvm.org
Sat Apr 6 07:00:40 PDT 2024


================
@@ -24555,6 +24555,19 @@ SDValue AArch64TargetLowering::PerformDAGCombine(SDNode *N,
     if (auto R = foldOverflowCheck(N, DAG, /* IsAdd */ false))
       return R;
     return performFlagSettingCombine(N, DCI, AArch64ISD::SBC);
+  case AArch64ISD::BICi: {
+    KnownBits Known;
----------------
davemgreen wrote:

Known isn't used?

https://github.com/llvm/llvm-project/pull/76644


More information about the llvm-commits mailing list