[llvm] [RISCV] Reorder the vector register allocation sequence. (PR #69290)

via llvm-commits llvm-commits at lists.llvm.org
Wed Mar 27 01:21:05 PDT 2024

Previous message: [llvm] [NewPM][CodeGen] add TargetPassConfig like API (PR #70906)
Next message: [llvm] [RISCV] Reorder the vector register allocation sequence. (PR #69290)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

https://github.com/yanming123456 closed https://github.com/llvm/llvm-project/pull/69290

Previous message: [llvm] [NewPM][CodeGen] add TargetPassConfig like API (PR #70906)
Next message: [llvm] [RISCV] Reorder the vector register allocation sequence. (PR #69290)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list