[llvm] [Mips] mips1 DivByZeroTrap (PR #81311)

via llvm-commits llvm-commits at lists.llvm.org
Sat Mar 23 13:00:34 PDT 2024


cmccord-dev wrote:

I did some more testing on another project I'm working on with this fix and found that it trips assertions on more complex examples.  I don't currently have a good minimal example, but it seems I'm not handling liveness correctly with the newly generated blocks.  If someone who understands the system better could take a look I would greatly appreciate it.  Additionally, I've only tested with sdiv/udiv but I believe srem/urem should also be tested.  I will implement these, along with the comments above when I get a chance.  

https://github.com/llvm/llvm-project/pull/81311


More information about the llvm-commits mailing list