[llvm] [Target][RISCV] Add HwMode support to subregister index size/offset. (PR #86368)

[via llvm-commits]

github-actions[bot] wrote:

<!--LLVM CODE FORMAT COMMENT: {darker}-->

:white_check_mark: With the latest revision this PR passed the Python code formatter.

https://github.com/llvm/llvm-project/pull/86368