[llvm] c2fd0e4 - [AMDGPU] Copy SOP properties from pseudo to real. NFCI. (#85997)
via llvm-commits
llvm-commits at lists.llvm.org
Wed Mar 20 13:29:32 PDT 2024
Author: Stanislav Mekhanoshin
Date: 2024-03-20T13:29:29-07:00
New Revision: c2fd0e4398a90be2f4640964f3c1f2a73a3a1487
URL: https://github.com/llvm/llvm-project/commit/c2fd0e4398a90be2f4640964f3c1f2a73a3a1487
DIFF: https://github.com/llvm/llvm-project/commit/c2fd0e4398a90be2f4640964f3c1f2a73a3a1487.diff
LOG: [AMDGPU] Copy SOP properties from pseudo to real. NFCI. (#85997)
This is to help llvm-obdump to analyze instructions in a future patch.
Added:
Modified:
llvm/lib/Target/AMDGPU/SOPInstructions.td
Removed:
################################################################################
diff --git a/llvm/lib/Target/AMDGPU/SOPInstructions.td b/llvm/lib/Target/AMDGPU/SOPInstructions.td
index 1159c4e0fc2ed5..d34ee34e5bbffc 100644
--- a/llvm/lib/Target/AMDGPU/SOPInstructions.td
+++ b/llvm/lib/Target/AMDGPU/SOPInstructions.td
@@ -60,6 +60,11 @@ class SOP1_Real<bits<8> op, SOP1_Pseudo ps, string real_name = ps.Mnemonic> :
let SchedRW = ps.SchedRW;
let mayLoad = ps.mayLoad;
let mayStore = ps.mayStore;
+ let isTerminator = ps.isTerminator;
+ let isReturn = ps.isReturn;
+ let isCall = ps.isCall;
+ let isBranch = ps.isBranch;
+ let isBarrier = ps.isBarrier;
// encoding
bits<7> sdst;
@@ -977,6 +982,9 @@ class SOPK_Real<SOPK_Pseudo ps, string name = ps.Mnemonic> :
let mayStore = ps.mayStore;
let isBranch = ps.isBranch;
let isCall = ps.isCall;
+ let isTerminator = ps.isTerminator;
+ let isReturn = ps.isReturn;
+ let isBarrier = ps.isBarrier;
// encoding
bits<7> sdst;
@@ -1426,6 +1434,11 @@ class SOPP_Real<SOPP_Pseudo ps, string name = ps.Mnemonic> :
let SchedRW = ps.SchedRW;
let mayLoad = ps.mayLoad;
let mayStore = ps.mayStore;
+ let isTerminator = ps.isTerminator;
+ let isReturn = ps.isReturn;
+ let isCall = ps.isCall;
+ let isBranch = ps.isBranch;
+ let isBarrier = ps.isBarrier;
bits <16> simm16;
}
More information about the llvm-commits
mailing list