[llvm] [RISCV][GISEL] Legalization, register bank selection, and instruction selection for scalable G_SELECT (PR #85540)

[Michael Maitland via llvm-commits]

================
@@ -401,6 +401,15 @@ RISCVRegisterBankInfo::getInstrMapping(const MachineInstr &MI) const {
   case TargetOpcode::G_SELECT: {
     LLT Ty = MRI.getType(MI.getOperand(0).getReg());
 
+    if (Ty.isVector()) {
----------------
michaelmaitland wrote:

Are you suggesting: `MI.getOperand(2).getReg()` -> `GSelect *Sel = cast<GSelect>(&MI); MRI.getType(Sel->getCondReg())`?

https://github.com/llvm/llvm-project/pull/85540