[llvm] [RISCV] Model integer min max instructions from Zbb execute in late-B ALU in SiFive7 (PR #85131)

Michael Maitland via llvm-commits llvm-commits at lists.llvm.org
Thu Mar 14 06:03:47 PDT 2024

Previous message: [llvm] [RISCV] Model integer min max instructions from Zbb execute in late-B ALU in SiFive7 (PR #85131)
Next message: [llvm] AMDGPU: Discussion: Do we actually need these TSFlags bits in Real? (PR #85132)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

michaelmaitland wrote:

Committed in 620544192477cb8f4f1a1342e9593f7f15b5ecaf and 818e0272f5142986e8d82d1267fb6aa21cd168a0

https://github.com/llvm/llvm-project/pull/85131

Previous message: [llvm] [RISCV] Model integer min max instructions from Zbb execute in late-B ALU in SiFive7 (PR #85131)
Next message: [llvm] AMDGPU: Discussion: Do we actually need these TSFlags bits in Real? (PR #85132)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list