[llvm] [DAG] Matched Fixedwidth Pattern for ISD::AVGCEILU (PR #85031)
Jay Foad via llvm-commits
llvm-commits at lists.llvm.org
Wed Mar 13 02:37:52 PDT 2024
================
@@ -2529,6 +2529,39 @@ static SDValue foldAddSubBoolOfMaskedVal(SDNode *N, SelectionDAG &DAG) {
return DAG.getNode(IsAdd ? ISD::SUB : ISD::ADD, DL, VT, C1, LowBit);
}
+// Attempt to form ext(avgceilu(A, B)) from sub(or(A, B), lshr(xor(A, B), 1))
----------------
jayfoad wrote:
Remove the "ext"?
https://github.com/llvm/llvm-project/pull/85031
More information about the llvm-commits
mailing list