[llvm] Matched some basic ISD::AVGFLOORU patterns (PR #84903)
David Green via llvm-commits
llvm-commits at lists.llvm.org
Tue Mar 12 13:48:14 PDT 2024
================
@@ -2821,6 +2821,38 @@ SDValue DAGCombiner::visitADDLike(SDNode *N) {
return SDValue();
}
+// Attempt to form ext(avgflooru(A, B)) from add(and(A, B), lshr(xor(A, B), 1))
+static SDValue combineFixedwidthToAVG(SDNode *N, SelectionDAG &DAG) {
+ assert(N->getOpcode() == ISD::ADD && "ADD node is required here");
+ SDValue And = N->getOperand(0);
+ SDValue Lshr = N->getOperand(1);
+ if (And.getOpcode() != ISD::AND || Lshr.getOpcode() != ISD::SRL)
----------------
davemgreen wrote:
Ideally the operands of the `Add` would be treated commutatively - either could be the `and` and either could be the `srl`. Same for the `and`/`xor` args below.
https://github.com/llvm/llvm-project/pull/84903
More information about the llvm-commits
mailing list