[llvm] [TTI][RISCV]Improve costs for whole vector reg extract/insert. (PR #80164)

Alexey Bataev via llvm-commits llvm-commits at lists.llvm.org
Thu Mar 7 07:01:01 PST 2024

Previous message: [llvm] 2b8aaef - [GISEL] Add IRTranslation for shufflevector on scalable vector types (#80378)
Next message: [llvm] [TTI][RISCV]Improve costs for whole vector reg extract/insert. (PR #80164)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

alexey-bataev wrote:

Ping!

https://github.com/llvm/llvm-project/pull/80164

Previous message: [llvm] 2b8aaef - [GISEL] Add IRTranslation for shufflevector on scalable vector types (#80378)
Next message: [llvm] [TTI][RISCV]Improve costs for whole vector reg extract/insert. (PR #80164)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list