[llvm] [RISCV] Add Stackmap/Statepoint/Patchpoint support with targets (PR #77337)

Wang Pengcheng via llvm-commits llvm-commits at lists.llvm.org
Wed Mar 6 22:31:40 PST 2024


================
@@ -56,6 +59,10 @@ InstSeq generateInstSeq(int64_t Val, const MCSubtargetInfo &STI);
 InstSeq generateTwoRegInstSeq(int64_t Val, const MCSubtargetInfo &STI,
                               unsigned &ShiftAmt, unsigned &AddOpc);
 
+// Helper to generate the generateInstSeq instruction sequence using MCInsts
+SmallVector<MCInst, 8>
+generateMCInstSeq(int64_t Val, const MCSubtargetInfo &STI, MCRegister DestReg);
----------------
wangpc-pp wrote:

Adding `generateMCInstSeq` can be a separate PR. That will make `STATEPOINT` support easy to review.

https://github.com/llvm/llvm-project/pull/77337


More information about the llvm-commits mailing list