[llvm] [ARM] Resolve FIXME: Transform "(and (shl x, c2), c1)" into "(shl (and x, c1>>c2), c2)" (PR #82120)

via llvm-commits llvm-commits at lists.llvm.org
Thu Feb 29 20:24:46 PST 2024

Previous message: [llvm] 2023a23 - [RISCV] Move V0 to the end of register allocation order (#82967)
Next message: [llvm] [ARM] Resolve FIXME: Transform "(and (shl x, c2), c1)" into "(shl (and x, c1>>c2), c2)" (PR #82120)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

AtariDreams wrote:

@topperc Thoughts?

https://github.com/llvm/llvm-project/pull/82120

Previous message: [llvm] 2023a23 - [RISCV] Move V0 to the end of register allocation order (#82967)
Next message: [llvm] [ARM] Resolve FIXME: Transform "(and (shl x, c2), c1)" into "(shl (and x, c1>>c2), c2)" (PR #82120)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list