[llvm] [CodeGen] Allow mixed scalar type constraints for inline asm (PR #65465)
Matt Arsenault via llvm-commits
llvm-commits at lists.llvm.org
Thu Feb 29 06:00:00 PST 2024
================
@@ -0,0 +1,32 @@
+; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
+; RUN: llc -mtriple=x86_64-unknown-linux-gnu < %s | FileCheck %s
+
+; C source used for generating this test:
+
+; unsigned test(float f)
+; {
+; unsigned i;
+; asm volatile ("" : "=r" (i) : "0" (f));
+; return i;
+; }
+
+
+define i32 @test(float %f) {
+; CHECK-LABEL: test:
+; CHECK: # %bb.0: # %entry
+; CHECK-NEXT: movss %xmm0, -{{[0-9]+}}(%rsp)
+; CHECK-NEXT: movl -{{[0-9]+}}(%rsp), %eax
+; CHECK-NEXT: #APP
+; CHECK-NEXT: #NO_APP
+; CHECK-NEXT: movl %eax, -{{[0-9]+}}(%rsp)
+; CHECK-NEXT: retq
+entry:
+ %f.addr = alloca float, align 4
+ %i = alloca i32, align 4
+ store float %f, ptr %f.addr, align 4
+ %0 = load float, ptr %f.addr, align 4
+ %1 = call i32 asm sideeffect "", "=r,0,~{dirflag},~{fpsr},~{flags}"(float %0)
----------------
arsenm wrote:
Use named values in tests
https://github.com/llvm/llvm-project/pull/65465
More information about the llvm-commits
mailing list