[llvm] [RISCV][NFC] Use sub to construct RVV registers without V0 (PR #82962)

Luke Lau via llvm-commits llvm-commits at lists.llvm.org
Mon Feb 26 00:02:02 PST 2024

Previous message: [llvm] [X86][MC] Teach disassembler to recognize apx instructions which ignores W bit (PR #82747)
Next message: [llvm] [RISCV][NFC] Use sub to construct RVV registers without V0 (PR #82962)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

https://github.com/lukel97 approved this pull request.

LGTM

https://github.com/llvm/llvm-project/pull/82962

Previous message: [llvm] [X86][MC] Teach disassembler to recognize apx instructions which ignores W bit (PR #82747)
Next message: [llvm] [RISCV][NFC] Use sub to construct RVV registers without V0 (PR #82962)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list