[llvm] [TTI][RISCV]Improve costs for whole vector reg extract/insert. (PR #80164)

Alexey Bataev via llvm-commits llvm-commits at lists.llvm.org
Thu Feb 15 15:53:02 PST 2024

Previous message: [llvm] [IR] Use EXPORTAS for ARM64EC mangled symbols with dllexport attribute. (PR #81940)
Next message: [llvm] [TTI][RISCV]Improve costs for whole vector reg extract/insert. (PR #80164)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

https://github.com/alexey-bataev edited https://github.com/llvm/llvm-project/pull/80164

Previous message: [llvm] [IR] Use EXPORTAS for ARM64EC mangled symbols with dllexport attribute. (PR #81940)
Next message: [llvm] [TTI][RISCV]Improve costs for whole vector reg extract/insert. (PR #80164)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list